Are you looking for a unique opportunity to be a part of something great? Want to join a 20,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.
People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our
Vision, Mission, and 11 Guiding Values
; we affectionately refer to it as the
Aggregate System and it’s won us countless awards for diversity and workplace excellence.
Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over
30 years of quarterly profitability
without a great team dedicated to empowering innovation. People like you.
Visit our
careers
page to see what exciting opportunities and company
perks
await!
Job Description:
The position is for a Design Engineer I with our Advanced Engineering Services development team in Gresham, OR. The successful candidate will execute Microchip’s Large-Scale Semiconductor development methodologies under the supervision of a mentor at the Senior or Staff Level. Responsibilities may include System Verilog design and verification, and/or the use or maintenance of EDA scripts and flows to synthesize and perform timing analysis as part of the physical implementation of a Large-Scale ASIC in Silicon.
Responsibilities:
-
Analyze Verilog/System Verilog designs and apply fixes or enhancements
-
Modify System Verilog test benches to verify that RTL changes adhere to the design specifications
-
Add enhancements or fixes to scripts that call and configure EDA tools to correctly and consistently perform the steps for Design Implementation
-
Develop new scripts for use within existing EDA tools to represent or highlight design features such as the clock tree structure to aid in understanding the design and how to correctly configure the EDA tools for optimal performance of the manufactured silicon
-
Analyze log and report files to ensure the EDA tools are achieving the intended results and adjust the tool configuration to correct the results as necessary.
Requirements/Qualifications:
-
Candidate must have completed an accredited four-year Electrical Engineering(EE) or Computer Engineering(CpE) degree program.
-
Excellent analytical and debugging skills and the ability to proactively solve issues.
-
Ability to learn and adapt to new methodologies and technologies
-
Good software and UNIX/Linux scripting skills are of benefit
-
Must be able to work semi-autonomously
-
System Verilog language knowledge for design and verification is of benefit
-
Excellent oral and written communications skills.
-
Python/PERL/TCL/C/C++/UNIX shell scripting knowledge is of benefit
Travel Time:
0% - 25%
Physical Attributes:
Bending at Waist, Carrying, Climbing, Crawling, Crouching, Feeling, Handling, Hearing, Kneeling, Lifting, Other, Pulling, Pushing, Reaching, Seeing, Stooping, Talking, Works Alone, Works Around Others
Physical Requirements:
Lifting
Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the
EEO is the Law Poster
and the
EEO is the Law Poster Supplement
. Please also refer to the
Pay Transparency Policy Statement
.